
Sr/Staff Mixed-Signal Design & Verification Engineer
Global-Talent-Exchange
Required Skills:
Verilog
Hvl System Verilog
Verilog-A
Primetime Sta
Monte Carlo Simulations
Slope Stability Analysis
ASIC Mixed-Signal design
transistor level and analog/mixed circuit design
Cadence circuit design tools
Verilog
System Verilog
Verilog-A
DFT Techniques
STA
Mixed-Signal Timing
simulation tools like spectre, hspice
Monte-Carlo simulations
noise simulations
stability analysis
DRC and LVS using Calibre, ICV
Verilog-AMS mixed-mode simulations
Job Description
A Sr./Staff Mixed-Signal Design & Verification Engineer will lead the Mixed-Signal Design and Verification tasks, environment and developments of complex mixed-signal ICs utilizing leading edge technologies with industry standard ASIC tools. Products to be designed/verified may include power management, signal management and mixed signal functions.
Products include: switching regulators, sensors, motor control, display drivers, audio amplifiers and power management ICs for fast-growing portable and non-portable markets such as notebooks, cell phones, telecom, digital camera, automobile and network equipment.
Essential Functions
- Help and contribute with the training and mentorship of the Mixed-Signal Design Team
- Supervision of multiple projects to meet the different quality metrics, deliverables and the schedule
- Be part of the Mixed-Signal Design recruitment process
- Analog and Mixed-Signal Design, Verification and Validation for projects
- Analog-Digital Interface Definition and Documentation.
- Behavioral Modelling of Analog Blocks. Analysis to verify architectural choices and trade-offs
- Analog and Mixed-Signal IP Definition, Development, Integration and Verification.
- Analog and/or Digital Mixed-Signal simulations and debugging.
- Assist the Digital Design Team with Timing, Input/Outputs and DFT Constraints.
- Post-Silicon Validation and Characterization support.
- Close interaction and collaboration with Analog Design, Analog Layout, Digital Design Engineers, Digital Verification and Digital Physical Engineers.
Qualifications
- For Staff Position: BSEE + 12 years of experience, MSEE + 8 years of experience
- For Sr. Position: BSEE + 7 years of experience, MSEE + 5 years of experience in ASIC Mixed-Signal design.
- Ability to work independently and collaborate with other teams/departments.
- Very good leadership abilities to handle multiple projects and support other Mixed-Signal Designers.
- Solid knowledge of the full ASIC development and Silicon fabrication process.
- Strong background in transistor level and analog/mixed circuit design.
- Solid Understanding of device mismatches, noise, linearity and other analog effects.
- Solid knowledge of Layout design and best-practice techniques.
- Strong experience with simulation tools such as spectre, hspice, or others.
- Proficient with Cadence circuit design tools like ADE-L and ADE-XL.
- Solid understanding and experience in running complex simulations such as Monte-Carlo, noise simulations and stability analysis.
- Experience running DRC and LVS using Calibre, ICV, etc.
- Experience running Verilog-AMS mixed-mode simulations.
- Verilog, System Verilog and Verilog-A coding skills for behavioral modelling.
- Knowledge of DFT Techniques such as SCAN, LBIST, ABIST and IDDQ.
- Knowledge of STA and Mixed-Signal Timing and Input/Output Constraints for Syn and P&R.
- Excellent written/verbal communication skills and strong team work/collaboration.
- Knowledge/Experience with the following is a plus: Automotive and ASIL Standards, Knowledge of power management industry/applications, I2C, I3C, SPI, USB, PMBUS, GitLab and Cliosoft SOS.
Location
Barcelona, Spain or Portugal
A valid disability certificate will be considered a plus as part of our commitment to workplace inclusion and diversity.
About Company

Send me jobs like this
This one's a match? We'll send more your way
Similar Jobs

Staff Engineer – ASIC Digital Design (PHY IP)
Micron Technology
Bangalore Rural, India
Full time
8 - 20 Years

ASIC Design Verification Engineer – PCIe
Cyient
Bangalore Rural, India
Full time
8 - 15 Years

Digital Hardware/FPGA Engineer II
Global-Talent-Exchange
Abu Dhabi Municipality, United Arab Emirates
Full time
5 - 7 Years

Hardware-Entwickler:in (all genders)
Global-Talent-Exchange
Austria
Full time
2 - 5 Years

Design Verification Engineer
Global-Talent-Exchange
Bangalore Rural, Australia
Full time
2 - 12 Years

Design Verification Engineer -- Bangalore
Global-Talent-Exchange
Australia
Full time
2 - 12 Years

FPGA/DSP/Signal Processing Engineers
Global-Talent-Exchange
Australia
Full time
3 Years

ASIC Test Engineer | Semiconductors
Global-Talent-Exchange
Belgium
Full time
7 Years

Digital ASIC Design Engineer
Global-Talent-Exchange
Belgium
Full time
5 - 8 Years

Digital ASIC Design Engineer
Global-Talent-Exchange
Belgium
Full time
5 Years