
Design Verification Engineer -- Bangalore
Global-Talent-Exchange
Required Skills:
Verilog
Hvl System Verilog
C/C++ STL
Vb 6.0
TCL
Perl
Python
Circuit Design
Verilog
System Verilog
C/C++
VB
TCL
PERL
Python
circuit design
digital logic
logic verification
Role
- Design and development of firmware code for NAND internal operations.
- Development and maintenance of FW compiler.
- Full-chip functional validation on non-volatile memory design projects.
- Thoroughly understand NAND design specs and develop validation plans for various designs.
- TestBench Development in Verilog targeting complete functionality coverage.
- Write System Verilog assertions to check all the design transitions as per spec.
- Use a coverage driven methodology to create test cases.
- Think through design corner cases and be able to write relevant cover points.
- Collaborate with digital design team to debug test cases and deliver functionally accurate designs.
- Close coverage measures to identify validation holes and to show progress towards tape-out.
Job Description
- MS or BS degree in Electrical or Computer Engineering or equivalent.
- 2-12 years of experience working in Verilog / System Verilog / C/C++.
- Hands on work experience with C/C++ or VB coding.
- Good knowledge on scripting languages like TCL/PERL/Python.
- Good knowledge on circuit design, digital logic, and logic verification methodology.
- Understanding on Verilog RTL coding, SystemVerilog object-oriented language.
- Preferred Skills:
- Knowledge of Non-volatile memory design is highly desired.
- Strong communication skills both written and verbal.
- Strong interpersonal skills and maintain positive relationships.
- Ambitious and goal oriented.
- Collaborate effectively in a dynamic team environment.
Salary: 20 lakhs
About Company

Global-Talent-Exchange
https://globaltalex.com/Discover high-impact
roles Worldwide
Send me jobs like this
This one's a match? We'll send more your way
Keep me posted!
Similar Jobs

Design Automation Engineer, Scribe Design Non-Array
Micron Technology
Hyderabad, India
Full time
8 - 20 Years

Staff Engineer – ASIC Digital Design (PHY IP)
Micron Technology
Bangalore Rural, India
Full time
8 - 20 Years

ASIC Design Verification Engineer – PCIe
Cyient
Bangalore Rural, India
Full time
8 - 15 Years

Devops IV
Meesho
Bangalore Rural, India
Full time
8 - 12 Years

SDE IV
Meesho
Bengaluru, India
Full time
6 - 9 Years

Engineering Manager
Meesho
Bangalore Rural, India
Full time
10 - 14 Years

SDE - III - Backend
Meesho
Bengaluru, Angola
Full time
4 - 6 Years

Data Science Manager
Meesho
Bengaluru, India
Full time
6 - 10 Years

AI/ML Architect / Principal Engineer
Celigo
Hyderabad, India
Full time
15 - 20 Years

Principal Enterprise Software Engineer (Fullstack)
Medtronic
Hyderabad, India
Full time
14 - 20 Years