
Staff Analog Engineer
Global-Talent-Exchange
Required Skills:
Analog Circuits
Postsilicon Bench Characterisation For Mixed-signal Circuits
Pll Clock
VCO
Phase Detectors
Charge Pump Pll
Adc-dac
Opamp
Comparators
Cadence Tools Set
Circuit Reliability Simulations
Noise Figure Analysis
analog circuits
mixed signal circuits
PLL
VCO
phase detector
charge pump
ADC/DAC
opamps
comparators
LDO voltage regulators
Cadence tools
VerilogA/SystemVerilog
circuit simulations
noise analysis
Job Description
The role is responsible for the specifications, design, analysis, and implementation of analog and mixed signal circuits. This includes designing high-performance analog functional blocks such as integer/frational mode PLL, VCO, VCO band calibration, phase detector, charge pump, temperature sensor, bandgap references, ADC/DAC, opamps, comparators, and LDO voltage regulators, among other related circuits.
The position involves designing circuit architectures with a focus on low-noise, low-power consumption, and high-speed design techniques, as well as performing circuit simulations, noise analysis, and functional verification. The role also includes generating VerilogA/SystemVerilog behavioral models for circuit blocks and performing mixed signal AMS simulation using Cadence analog/mixed signal tools. Collaboration with the layout design team is required to initiate layout floor plans, oversee layout designers, and implement layout block DRC/LVS/ERC verification and parasitic extraction. The candidate will closely work with the product engineering team on silicon validation, lab testing, and debugging, applying lab instruments like noise analyzers, spectrum analyzers, oscilloscopes, and signal generators to characterize test IC products.
Qualifications
- Education: Master or PhD degree in Electrical Engineering
- 3+ years of related experience in analog/mixed signal IC design
- A solid track record in CMOS and/or BiCMOS IC design
- Good knowledge of integrated circuit design, device physics and advanced process technology
- Experience in designing PLLs or building blocks such as VCO, phase detector, charge pump and other related circuits
- Good understanding of transistor modeling, circuit noise theory and phase noise concepts
- Proficient in Cadence analog / mixed signal simulation toolset
- Familiar with Analog/Mixed Signal design flow, simulation models, design rules, verification procedures (DRC/LVS/ERC), and transistor-level simulations
Additional Information
Our organization is an embedded semiconductor solution provider driven by its Purpose ‘To Make Our Lives Easier.’ As the industry’s leading expert in embedded processing with unmatched quality and system-level know-how, we have evolved to provide scalable and comprehensive semiconductor solutions for automotive, industrial, infrastructure, and IoT industries based on the broadest product portfolio, including High Performance Computing, Embedded Processing, Analog & Connectivity, and Power.
With a diverse team of over 22,000 professionals in more than 30 countries, we continue to expand our boundaries to offer enhanced user experiences through digitalization and usher into a new era of innovation. We design and develop sustainable, power-efficient solutions today that help people and communities thrive tomorrow, ‘To Make Our Lives Easier.’
Are you ready to own your success and make your mark? Join us. Let’s Shape the Future together.
Our organization is an Equal Opportunity employer. All qualified applicants will receive consideration for employment regardless of race, national or ethnic origin, colour, creed or religion, age, sex (including gender and pregnancy), sexual orientation, marital or civil status, same-sex partnership status, family status, disability and any other characteristic protected by law. We are committed to providing accommodations for people with disabilities. If you require an accommodation, we will work with you to meet your needs.
Successful candidates must be eligible to meet the requirements of U.S. export control regulations, including (if applicable) the issuance of any required export license prior to starting employment. The decision whether to or not to file or pursue an export license application is at the sole discretion of our organization.
We have adopted a hybrid model that gives employees the ability to work remotely two days a week while ensuring that we come together as a team in the office the rest of the time. The designated in-office days are Tuesday through Thursday for innovation, collaboration and continuous learning.
About Company

Send me jobs like this
This one's a match? We'll send more your way
Similar Jobs

Site Reliability Engineer (DevOps)
Celigo
Hyderabad, India
Full time
5 - 10 Years

Senior DevOps Engineer
Celigo
Hyderabad, India
Full time
5 - 10 Years

DevOps Architect
Celigo
Hyderabad, India
Full time
12 - 20 Years

Staff DevOps Engineer
Celigo
Hyderabad, India
Full time
8 - 12 Years

Cloud Security engineer (Devops)
Celigo
Hyderabad, India
Full time
5 - 10 Years

K3S with J2ME developer
Cyient
Bangalore Urban, India
12 - 18 Years

SDX- IVI, SBC with Container, Qnx, Linux, Qt, Android
Cyient
Bangalore Urban, India
Full time
3 - 8 Years

Staff Layout Designer
Micron Technology
Hyderabad, India
Full time
8 - 20 Years

Embedded CUDA
Cyient
Hyderabad, India
Full time
3 - 8 Years

Embedded Software Engineer
Cyient
Bangalore Urban, India
Full time
3 - 8 Years