
Design Verification Engineer
Global-Talent-Exchange
Required Skills:
Verilog
Hvl System Verilog
C#
C11
Systemverilog Uvm
Linux
Windows
Makefile
Perl
Python
Ruby
AIF
Verilog
System Verilog
C
C++
UVM
Linux
Windows
Makefile
Perl
Python
Ruby
AI
The Role
The Data Accelerator (DACC) team is seeking an ASIC Design Verification Engineer involved in multiple aspects of IP verification. This role offers an opportunity to work on next-generation technologies that are part of ASICs powering Servers, AI, Client, and Embedded markets. The Design Verification (DV) group is responsible for developing a scalable DV flow and environment with emphasis on automation, power and performance verification, and emulation support.
The Person
Highly skilled in advanced ASIC Functional Verification techniques and planning. Eager to learn new designs and implementation techniques. Strong analytical thinking and problem-solving skills, excellent attention to detail.
Key Responsibilities
- Develop and maintain block level IP verification testbenches, test methodology, and infrastructure.
- Triage regressions, debug simulations, analyze coverage, and resolve technical issues with design and verification teams.
- Drive Unified Test Plan (UTP) with sub-system, emulation, and SoC teams.
- Debug and solve issues with SoC Integration and SoC DV teams.
- Deploy industry-leading verification methodologies such as UVM and formal verification.
- Take end-to-end ownership of key features for the projects.
- Reproduce silicon functional bugs in simulations and/or formal verification tools.
- Conduct and participate in code reviews.
Preferred Experience
- Extensive hardware verification experience.
- Proficient in Verilog, System Verilog, C, C++, UVM, and working in Linux and Windows environments.
- ASIC design knowledge and ability to debug RTL code using simulation tools.
- Excellent programming skills.
- Exposure to Makefile, scripting languages like Perl, Python, Ruby, and use of AI.
Academic Credentials
- Bachelor's or Master's degree in Computer Engineering/Electrical Engineering.
Location: Markham, ON
Benefits offered are described: benefits at a glance.
Our organization is an equal opportunity employer and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.
About Company

Send me jobs like this
This one's a match? We'll send more your way
Similar Jobs

Design Automation Engineer, Scribe Design Non-Array
Micron Technology
Hyderabad, India
Full time
8 - 20 Years
- LPA

Staff Engineer – ASIC Digital Design (PHY IP)
Micron Technology
Bangalore Rural, India
Full time
8 - 20 Years
- LPA

ASIC Design Verification Engineer – PCIe
Cyient
Bangalore Rural, India
Full time
8 - 15 Years
- LPA

Devops IV
Meesho
Bangalore Rural, India
Full time
8 - 12 Years
- LPA

SDE IV
Meesho
Bengaluru, India
Full time
6 - 9 Years
- LPA

Engineering Manager
Meesho
Bangalore Rural, India
Full time
10 - 14 Years
- LPA

SDE - III - Backend
Meesho
Bengaluru, Angola
Full time
4 - 6 Years
- LPA

Data Science Manager
Meesho
Bengaluru, India
Full time
6 - 10 Years
- LPA

AI/ML Architect / Principal Engineer
Celigo
Hyderabad, India
Full time
15 - 20 Years
- LPA

AI / ML Engineer
Global-Talent-Exchange
United Arab Emirates
Full time
8 - 0 Years
- LPA