
ASIC Design Verification Engineer
Global-Talent-Exchange
Required Skills:
SystemVerilog
Systemverilog Uvm
Verilog
Scripting Languages
Constrained Random Verification
Assertion Based Verification
Functional Coverage Analysis
High Speed Interfaces
Networking Protocols
SerDes
Ethernet
PCIe
Optical Transport Network (OTN)
Embedded Systems Software For Telecomm Equipment Like Sonet
Infiniband
SystemVerilog
UVM
Verilog
scripting languages
constrained-random verification
assertion-based verification
functional coverage
high-speed interfaces
networking protocols
SERDES
Ethernet
PCIe
OTN
SONET
InfiniBand
About the Position:
In this role you will use SystemVerilog and UVM, working from spec coverage-closed verified and debugged designs, developing environments and leveraging 3rd party VIP as appropriate. You will verify blocks or sub-systems or top level within large and very complex SoCs in advanced technology nodes. You will work within a strong and very experienced team and on world class ASIC environments with our clients.
Key Responsibilities:
- Join a team verifying blocks, subsystems, or entire chip.
- Support the verification lead on project planning and management of front-end development activities.
- Develop test and coverage plans, as well as support verification environment architectures, using SystemVerilog and UVM.
- Capture test coverage points and write targeted and constrained-random test cases.
- Employ constrained-random verification approaches and assertion-based verification where appropriate.
- Perform and analyze both code and functional coverage to drive closure.
Key Qualifications:
- 3+ years of experience in ASIC verification.
- Expertise in Verilog, SystemVerilog, and scripting languages.
- Proven experience with the responsibilities listed above.
- Significant experience with UVM.
- Experience contributing to test and coverage plans.
- Experience contributing SV/UVM components to a verification environments, from scratch or through re-use.
- Experience in constrained-random verification techniques, assertions, and functional coverage.
- Demonstrated experience verifying some of the following: high-speed interfaces and networking protocols such as SERDES and other high-speed PHYs, Ethernet, PCIe, OTN, SONET, InfiniBand, or similar high-bandwidth interconnects. Experience with video processing, GPUs, or AI is an additional asset.
- Team-oriented with excellent interpersonal and communication skills.
Why Work Here?
We offer interesting work in challenging, stimulating technical environments with companies that lead the world in technology and innovation.
We recognize that our strength is in the individuals who join our team, so at our organization, we foster an environment where everyone is appreciated, trusted and engaged. We recognize that work-life balance is important and we strive to provide our employees with challenging roles that also allow them to enjoy family, friends and life outside of work.
About Company

Send me jobs like this
This one's a match? We'll send more your way
Similar Jobs

Site Reliability Engineer (DevOps)
Celigo
Hyderabad, India
Full time
5 - 10 Years

Senior DevOps Engineer
Celigo
Hyderabad, India
Full time
5 - 10 Years

Automotive Architect - Situational Awareness & Perception, Image AI Robotics, Imaging & Rendering
Cyient
Bangalore Urban, India
Full time
12 - 18 Years

Staff Engineer – ASIC Digital Design (PHY IP)
Micron Technology
Bangalore Rural, India
Full time
8 - 20 Years

ASIC Design Verification Engineer – PCIe
Cyient
Bangalore Rural, India
Full time
8 - 15 Years

Firmware Engineer
Global-Talent-Exchange
United Arab Emirates
Full time
5 Years

Project Engineer - Aerospace (m/f/d)
Global-Talent-Exchange
Austria
Full time
3 - 5 Years

Design Verification Engineer
Global-Talent-Exchange
Bangalore Rural, Australia
Full time
2 - 12 Years

ASIC Test Engineer | Semiconductors
Global-Talent-Exchange
Belgium
Full time
7 Years

Digital ASIC Design Engineer
Global-Talent-Exchange
Belgium
Full time
5 - 8 Years